

- Wide Operating Voltage Range of 2 V to 6V
- Outputs Can Drive Up To 10 LSTTL Loads
- + Low Power Consumption, 80- μ A Max I_{CC}
- Typical t pd =20 ns
- ±4-mA Output Drive at 5V
- Low Input Current of 1 µ A Max
- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Direct Clear

Description/ordering information

These 8-bit shift registers feature AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) input permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of CLK.

(то	P VIEW	')
A	1	U 14	
в	2	13] Q _H
QA [3	12	QG
QB [4	11	QF
Q _C [5	10] Q _E
QD [6	9	CLR
GND	7	8	CLK
- A CARLER AND A CAR			

PT Ï I PÔFÎ I ... AD, N, NS, OR PW PACKAGE

ORDERING INFORMATION

	TA	PA	CKAGE†	ORDERABLE	TOP-SIDE	
				PARTNUMBER	MARKING	
		PDIP –AN	Tube of 25	HM74HC164AN	HM74HC164AN	
		PDIP –N	Tube of 25	HM74HC164N	HM74HC164N	
			Tube of 50	HM74HC164AD		
		SOIC - D	Reel of 2500	HM74HC164AD	HC164	
-40	to 85		Reel of 250	HM74HC164DT		
		SOP -NS	Reel of 2000	HM74HC164NSR	HC164	
			Tube of 90	HM74HC164PW		
		TSSOP – PW	Reel of 2000	HM74HC164PWR	HC164	
			Reel of 250	HM74HC164PWT		



	INP	UTS	OUTPUTS								
CLR	CLK	Α	В	Q _A Q _B Q _H							
L	Х	Х	Х	L	L	L					
н	L	Х	Х	Q _{AO}	Q BO	Q _{HO}					
н	\uparrow	н	Н	н	Q _{An}	Q _{Gn}					
н	1	L	Х	L	Q _{An}	Q _{Gn}					
н	1	X	L	L	Q _{An}	Q _{Gn}					

FUNCTION TABLE

 Q_{A0} , Q_{B0} , Q_{H0} = the level of Q_A , Q_B , or Q_H , respectively, before the indicated steady-state input conditions were

established

 Q_{An} , Q_{Gn} = the level of Q_A or Q_G before the most recent \uparrow transition of CLK: indicates a 1-bit shift

logic diagram (positive logic)



Pin numbers shown are for the AD,J,N,NS, PW, and W packages.



Typical clear, shift, and clear sequence



†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7



Recommended operating conditions (see Note 3)

				PT Í I PÔFÎ I			Á₩₩₩₩₽TÏI PÔFÎ I			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
V _{CC}	Supply voltage		2	5	6	2	5	6	V	
		V _{CC} =2V	1.5			1.5				
VIH	High-level input voltage	V _{CC} =4.5V	3.15			3.15			V	
		V _{CC} =6V	4.2			4.2				
VIL		V _{CC} =2V			0.5			0.5	V	
	Low-level input voltage	V _{CC} =4.5V			1.35			1.35		
		V _{CC} =6V			1.8			1.8		
VI	Input voltage		0		V _{CC}	0		V _{CC}	V	
Vo	Output voltage		0		V _{CC}	0		V _{CC}	V	
		V _{CC} =2V			1000			1000		
t / v†	Input transition rise/fall time	V _{CC} =4.5V			500			500	ns	
		V _{CC} =6V			400			400		
TA	Operating free-air temperature		-55		125	-40		85		

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report. Implications of Slow or Floating CMOS Inputs, literature number SCBAOO4.

† If this device is used in the threshold region (from V_{IL} max = 0.5V to V_{IH} min =1.5V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t t =1000ns and V_{CC} = 2V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

Electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		VCC	T _A =25			HM54HC164		HM74HC164		
PARAMETER			VUU	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2V	1.9	1.998		1.9		1.9		
		l _{OH} = -20 μ A	4.5V	4.4	4.499		4.4		4.4		
V _{OH}	$V_{I}=V_{IH} \text{ or } V_{IL}$		6V	5.9	5.999		5.9		5.9		V
		I _{OH} = -4mA	4.5V	3.98	4.3		3.7		3.84		
		I _{OH} = -5.2mA	6V	5.48	5.8		5.2		5.34		
	VI= VIH or VI L	I _{OL} = 20 μ A	2V		0.002	0.1		0.1		0.1	
			4.5V		0.001	0.1		0.1		0.1	
Vol			6V		0.001	0.1		0.1		0.1	V
		I _{OL} = 4mA	4.5V		0.17	0.26		0.4		0.33	
		I _{OH} = 5.2mA	6V		0.15	0.26		0.4		0.33	
Ц	$V_I = V_{CC} \text{ or } 0$		6V		± 0.1	± 100		± 1000		± 1000	nA
Icc	$V_I = V_{CC} \text{ or } 0,$	I ₀ =0	6V			8		160		80	μA
Ci			2V to 6V		3	10		10		10	pF



		•	<u> </u>	T _A :	=25	HM54H	IC164AN	HM74HC164AN		
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNII
		2V		6		4.2		5		
f _{cloc}	k Clock frequency		4.5V		31		21		25	MHz
			6V		36		25		28	
			2V	100		150		125		
		CLR low	4.5V	20		30		25		
+			6V	17		25		21		ns
tw Pulse duration	Puise duration	CLK high or low	2V	80		120		100		
			4.5V	16		24		20		
			6V	14		20		18		
		Data	2V	100		150		125		-
			4.5V	20		30		25		
+	Satur time before CLKA		6V	17		25		21		
LSU			2V	100		150		125		115
		CLR inactive	4.5V	20		30		25		
			6V	17		25		21		1
			2V	5		5		5		ns
th	Hold time, data after CLk	<↑	4.5V	5		5		5		
		6V	5		5		5			

Timing requirements over recommended operating free-air temperature range (unless otherwise noted)

Switching characteristics over recommended operating free-air temperature range, CL = 50pF (unless otherwise noted) (see Figure1)

	FROM	то	V		T _A =25	5	HM54H	C164AN	HM74HC	164AN	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			2V	6	10		4.2		5		
f _{max}			4.5V	31	54		21		25		MHz
			6V	36	62		25		28		
			2V		140	205		295		255	
t PHL	CLR	LR Any Q	4.5V		28	41		59		51	
			6V		24	35		51		46	No
			2V		115	175		265		220	INS
t _{pd}	CLK	CLK Any Q	4.5V		23	35		53		44	
·			6V		20	30		45		38	
t _t			2V		38	75		110		95	
			4.5V		8	15		22		19	ns
			6V		6	13		19		16	

Operating characteristics, $T_A = 25$

	PARAMETER	TESTCONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	135	pF





PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relation ships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR 1MHz, Z_O =50 , t_f = 6ns, t_f = 6ns.
- C. For clock inputs, f max is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



HM74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

MECHANICAL DATA

N (R-PDIP-T**)

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

PLASTIC DUAL-IN-LINE PACKAGE



HM74HC164 **8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS**

MECHANICAL DATA





4040047-3/F 07/2004

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

0.016 (0,40)

- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
- D. Falls within JEDEC MS-012 variation AB.



HM74HC164 **8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS**

MECHANICAL DATA



PLASTIC SMALL-OUTLINE PACKAGE

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.15.



PW (R-PDSO-G**)

HM74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.15.
- D. Falls within JEDEC MO-153.