

# 1,5 A, Step –Up/Down/luverting Switching Regulator


### **DESCRIPTION**


MC34063 is a monolithic control circuit containing the primary functions required for DC-to-DC converters. These devices consist of an internal temperature compensated reference, comparator, controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This series was specifically designed to be incorporated in Step-Down and Step-Up and Voltage-Inverting applications with a minimum number of external components.

### **FEATURES**

- Operation from 3.0 V to 40 V Input
- Low Standby Current
- Current Limiting
- Output Switch Current to 1.5 A
- Output Voltage Adjustable
- Frequency Operation to 100 kHz
- Precision 2% Reference
- 8 pin DIP and SO package

### **SCHEMATIC DIAGRAM**





## ABSOLUTE MAXIMUM RATINGS (for IC in Package)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vec	40	Vdc
Comparator Input Voltage Range	VIR	-0.3 to	Vdc
		+40	
Switch Collector Voltage	VC(switch)	40	Vdc
Switch Emitter Voltage ( $V_{PIN1} = 40 \text{ V}$ )	VE(switch)	40	Vdc
Switch Collector to Emitter Voltage	VCE(switch)	40	Vdc
Driver Collector Voltage	VC(driver)	40	Vdc
Driver Collector Current (Note 1)	IC(driver)	100	mA
Switch Current	$I_{SW}$	1.5	A
Storage Temperature Range	Tstg	-65 to	°C
		+150	

### **ELECTRICAL CHARACTERISTICS**

(Vcc = 5.0 V, TA =  $T_{low}$  to  $T_{high}$  unless otherwise specified, for IC in Package)

Characteristics	Symbol	Min	Тур	Max	Unit
OSCILLATOR					
Frequency	$f_{OSC}$	24	33	40	k⊔∍
$(V_{pin5} = 0V, C_T = 1.0 \text{ nF}, T_A = 25^{\circ}C)$		24	33	42	kHz
Charge Current	I <sub>chg</sub>	24	35	42	٨
(VCC = 5.0V to 40V, TA = 25°C)	v <sub>5</sub>	24	33	42	μΑ
Discharge Current $(V_{CC} = 5.0V \text{ to } 40V, T_A = 25^{\circ}C)$	I <sub>dischg</sub>	140	220	260	μΑ
Discharge to Charge Current Ratio	I <sub>dischg</sub> / I <sub>chg</sub>				·
(Pin 7 to $V_{CC}$ , $T_A = 25^{\circ}C$ )		5.2	6.5	7.5	-
Current Limit Sense Voltage	Vipk(sence)				
$(I_{chg} = I_{dischg}, T_A = 25^{\circ}C)$		250	300	350	mV
OUTPUT SWITCH			•		
Saturation Voltage, Darlington Connection	V <sub>CE(sat)</sub>		4.0	4.0	
(I <sub>SW</sub> = 1.0 A, Pins 1, 8 connected)	· CL(sat)	_	1.0	1.3	V
Saturation Voltage, Darlington Connection	V <sub>CE(sat)</sub>		0.45	0.7	V
(ISW = 1.0 A, $R_{pin}$ 8 = 82 $\Omega$ to $V_{CC}$ , Forced $\beta \cong 20$ )	, ,			0.7	V
DC Current Gain	h <sub>FE</sub>	<b>50</b>	75	_	_
(I <sub>SW</sub> = 1.0 A, VCE = 5.0 V, TA = 25 C)		50			
Collector Off-State Current	I <sub>C(off)</sub>		40	100	μА
$(V_{CE} = 40 \text{ V})$	.0(011)	_			
COMPARATOR			•		
Threshold Voltage					
(T <sub>A</sub> =25°C)	Vth	1.225	1.25	1.275	V
$(T_A = T_{low} \text{ to } T_{high})$		1.21	_	1.29	
Threshold Voltage Line Regulation	Reg <sub>line</sub>				
(Vcc=3.0 V to 40 V)	regime	-	1.4	5.0	mV
Input Bias Current	I <sub>IB</sub>		00	400	Λ
(Vin=0 V)			-20	-400	nA
TOTAL DEVICE			<u> </u>	1	
Supply Current	Icc	_	_	4.0	mA
$(Vcc = 5.0 \text{ V to } 40 \text{ V}, C_T = 1.0 \text{ nF}, Pin 7 = V_{CC},$					
Vpin 5 > Vth, Pin 2 = Gnd, remaining pins open)					



Figure 1. Step-Up Converter





Figure 2. External Current Boost Connections for IC Peak Greater than 1.5 A

### 2.a External NPN Switch

### 2.b External NPN Saturated Switch



 $c_{\mathsf{T}}$ R<sub>50</sub> 0.33 Osc 1N5819 VCC 220 µH 1.25 V Ref 470 Reg pF 1.0 µH R<sub>2</sub> 3.6 k V<sub>out</sub> → 5.0 V/500 mA ⋄ v<sub>out</sub> 470 卡00 100 Optional Filter


Figure 3. Step-Down Converter

Figure 4. External Current Boost Connections for IC Peak Greater than 1.5 A

### 4.a External NPN Switch

# R<sub>SC</sub> V<sub>in</sub> 6

### 4.b External NPN Switch







Figure 5. Voltage Inverting Converter

Figure 6. External Current Boost Connections for IC Peak Greater than 1.5 A

### 6.a External NPN Switch

### 6.b External NPN Saturated Switch





Calculation	Step-Up	Step-Down	Voltage-Inverting			
t <sub>on</sub> /t <sub>off</sub>	$\frac{\bigvee_{out} + \bigvee_{F} - \bigvee_{in(min)}}{\bigvee_{in(min)} - \bigvee_{sat}}$	$\frac{\bigvee_{\text{out}} + \bigvee_{\text{F}}}{\bigvee_{\text{in(min)}} - \bigvee_{\text{sat}} - \bigvee_{\text{out}}}$	$\frac{\left V_{\text{out}}\right  + V_{\text{F}}}{V_{\text{in(min)}} + V_{\text{sat}}}$			
(t <sub>on</sub> +t <sub>off</sub> )max	$\frac{1}{f_{min}}$	$\frac{1}{f_{\min}}$ $\frac{1}{f_{\min}}$				
C <sub>T</sub>	4.0 x 10 <sup>-5</sup> t <sub>on</sub>	4.0x10 <sup>-5</sup> t <sub>on</sub>	4.0 x 10 <sup>-5</sup> t <sub>on</sub>			
l <sub>pk(switoh)</sub>	$2 \left  \int_{\text{out(max)}} \frac{t_{\text{on}}}{t_{\text{off}}} + 1 \right $	2 out(max)	2   cut(max)   t <sub>an</sub> + 1			
$R_{SC}$	0.3/I <sub>pk(switeh)</sub>	0.3/l <sub>pk(switeh)</sub>	0.3/l <sub>pk(switeh)</sub>			
L <sub>(min)</sub>	$\left \frac{\left(V_{\text{In}(\text{min})} - V_{\text{sa}}\right)}{I_{\text{pk(swttch)}}}\right  = t_{\text{on}(\text{max})}$	$\left \frac{\left(\bigvee_{\text{in(min)}}-\bigvee_{\text{sat}}-\bigvee_{\text{out}}\right)}{I_{\text{pk(switch)}}}\right =t_{\text{on(max)}}$	$\left\{\frac{\left(V_{\text{in(min)}} - V_{\text{sat}}\right)}{I_{\text{pk(switch)}}}\right\} = t_{\text{cn(max)}}$			
Со	$9 \frac{l_{\text{out}} t_{\text{on}}}{V_{\text{ripple(pp)}}}$	$\frac{I_{pk(switch)}(t_{on} + t_{off})}{8V_{rippke(pp)}}$	9 <u>lout ton</u> Vripple(pp)			

Figure 7. Design Formula Table

 $V_{sat}$  = Saturation voltage of the output switch.

V<sub>F</sub> = Forward voltage drop of the output rectifier.

The following power supply characteristics must be chosen:

Vin - Nominal input voltage.

Vout - Desired output voltage,

$$|V_{cut}| = 1.25 1 + \frac{R_2}{R_1}$$

Iout - Desired output current.

f<sub>min</sub> - Minimum desired output switching frequency at the selected values of Vin and IO.

 $V_{ripple(p-p)}$  – Desired peack-to-peack output ripple voltage. In practice, the calculated capacitor value will need to be increased due to its equivalent series resistance and board layout. The ripple voltage should be kept to a low value since it will directly affect the line and load regulation.